Current Server Time: 09:22 (Central Europe)

#apertus IRC Channel Logs

2019/01/30

Timezone: UTC


00:04
illwieckz
joined the channel
00:46
siddhantsahu
joined the channel
00:48
siddhantsahu
Which white balancing algorithm is being used in the AXIOM Beta?
00:59
siddhantsahu
left the channel
04:16
johnathan
joined the channel
04:21
johnathan
left the channel
04:37
johnathan
joined the channel
04:39
johnathan
changed nick to: johnnie84
04:46
johnnie84
left the channel
04:46
johnathan
joined the channel
04:48
johnathan
Hi all, wondering if its possible to change the resolution of the HDMI output easily? What are the scn_reg 32-35 values in gen_init.sh / how to get them from a standard modeline? assuming its possible?
04:55
siddhantsahu
joined the channel
04:56
siddhantsahu
left the channel
05:04
Bertl_oO
Hey johnathan!
05:05
Bertl_oO
To some degree it is possible to adjust the HDMI output but you have to adjust the memory readers as well
05:06
Bertl_oO
the first step is to figure out the parameters for your new resolution, like clock frequency, total and sync width/height as well as front/back porch
05:09
siddhantsahu
joined the channel
05:46
BAndiT1983|away
changed nick to: BAndiT1983
06:24
johnathan
the resolution is 1280x800, 83.5 MHz pixel clock, 49.68 KHz horizontal, 60 hz vertical, 1680 pixels per line, 831 lines per frame, 1280 active pixels per line, 800 active pixels per frame, 323 first pixel position, 22 first active line, positive hysnc/vsync
06:25
johnathan
my goal is to just be able to display a static image with the utility out the hdmi (no live preview)
07:03
se6astian|away
changed nick to: se6astian
07:11
se6astian
johnathan: that sounds technically possible definitely
07:13
se6astian
siddhantsahu: 01:48:06> Which white balancing algorithm is being used in the AXIOM Beta? <- there is no whitebalancing currently but you can use a color matrix to balance the different color channels
07:17
siddhantsahu
Ok. Will automatic white balancing algorithm useful for AXIOM Beta?
07:21
Bertl_oO
johnathan: the clock will be the most problematic in your case
07:21
se6astian
siddhantsahu: I think so yes
07:21
se6astian
for preview purposes definitely
07:21
se6astian
in the intended raw recording the channels will be stored without matrix/wb applied
07:22
siddhantsahu
Ok then looking forward to build it.
07:22
se6astian
great
07:23
Bertl_oO
johnathan: in theory you can change the PLL values on the fly, but it is rather tricky, so you're probably better of either going with the available clocks or rebuilding the FPGA bitstream with your specific clock
07:23
siddhantsahu
Yes I understand that the raw recorded values will be stored without any wb applied.
07:24
siddhantsahu
Yes, for preview it might be helpful.
07:30
siddhantsahu
left the channel
07:50
BAndiT1983
changed nick to: BAndiT1983|away
07:50
BAndiT1983|away
changed nick to: BAndiT1983
07:51
johnathan
left the channel
07:56
sebix
joined the channel
07:56
sebix
left the channel
07:56
sebix
joined the channel
09:38
siddhantsahu
joined the channel
09:38
siddhantsahu
left the channel
11:18
aombk3
left the channel
11:23
siddhantsahu
joined the channel
11:36
siddhantsahu
left the channel
12:05
johnathan
joined the channel
12:07
johnathan
I think I might be able to get away with keeping the clock the same, but how do I figure out the other values in gen_init.sh? the 32-35 scn_reg values?
12:09
johnathan
also are there instructions on building and experimenting with the fpga fabrics (stuff under peripherals)? I have everything else building and able to make changes as needed except that stuff, there doesn't appear to be any build scripts/makefiles?
12:12
BAndiT1983
jonathan, fabrics are there as pre-compiled units
12:13
BAndiT1983
switch the branch to fullstack to get also vhd files
12:14
BAndiT1983
oops, i mean johnathan
12:20
Kjetil
left the channel
12:55
se6astian
BAndiT1983: I just checked our firmware repo and noticed that all VHDL sources have been removed
12:56
se6astian
did we decide to exclude them there?
12:56
se6astian
the fullstack branch is actually different hardware
12:56
BAndiT1983
don't know, but aren't VHD files in the fullstack branch the sources?
12:57
se6astian
yes they are but as I said for a different hardware
12:57
se6astian
they were forked from our original sources
12:57
BAndiT1983
ah, ok, am not that deep in the FPGA topic
12:57
BAndiT1983
and in peripherals?
12:59
se6astian
we should be able to bring the files back from the github history
13:00
se6astian
ah wait its all there
13:00
se6astian
in peripherals indeed
13:00
se6astian
https://github.com/apertus-open-source-cinema/axiom-beta-firmware/tree/master/peripherals/soc_main
13:01
BAndiT1983
off for now, will be back later
13:01
BAndiT1983
changed nick to: BAndiT1983|away
13:08
johnathan
left the channel
13:10
johnathan
joined the channel
13:10
johnathan
left the channel
13:10
johnathan
joined the channel
13:11
johnathan
left the channel
13:50
BAndiT1983|away
changed nick to: BAndiT1983
13:51
johnathan
joined the channel
13:52
johnathan
left the channel
15:01
se6astian
changed nick to: se6astian|away
15:18
siddhantsahu
joined the channel
15:18
siddhantsahu
left the channel
15:27
sebix
left the channel
15:27
Bertl_oO
johnathan: 32 is the start of the video preamble, 33 the start of the video guard band, 34 the end of the TERC4 coding and 35 is the end of the guard band
15:33
BAndiT1983
changed nick to: BAndiT1983|away
16:14
BAndiT1983|away
changed nick to: BAndiT1983
16:42
se6astian|away
changed nick to: se6astian
16:45
RexOrCine
changed nick to: RexOrCine|away
16:46
RexOrCine|away
changed nick to: RexOrCine
16:46
se6astian
johnathan: since you are kind of exploring uncharted territory here it would be great if you could start by updating/extending the wiki documentation about this
16:51
se6astian
left the channel
16:51
se6astian
joined the channel
16:58
niemand
joined the channel
17:08
johnathan
joined the channel
17:14
niemand
left the channel
17:21
se6astian
changed nick to: se6astian|away
17:22
johnathan
left the channel
17:26
se6astian|away
changed nick to: se6astian
17:40
se6astian
changed nick to: se6astian|away
17:53
se6astian|away
changed nick to: se6astian
17:55
johnathan
joined the channel
18:09
siddhantsahu
joined the channel
18:16
siddhantsahu
left the channel
18:26
se6astian
changed nick to: se6astian|away
18:27
se6astian|away
changed nick to: se6astian
18:50
glenda42
joined the channel
20:49
se6astian
changed nick to: se6astian|away
21:45
glenda42
left the channel
21:57
anuejn
jonathan: they are not automatically build indeed
21:58
anuejn
this is mostly du to licensing issues with vivado
22:01
anuejn
however if you install vivado, you should be able to build the gateware using the tcl script in the main_soc folder
22:01
BAndiT1983
changed nick to: BAndiT1983|away
22:01
johnathan
I think I've figured out how to translate the modeline I need and going to attempt a build with the new clock
22:02
anuejn
(ht might not meet timing on first pnr try, ask bertl for details)
22:02
anuejn
jonethan: nice :)
22:06
johnathan
it looks to be set to HDMI_160, what reference (how to get the DIVIDE and MULT_F?)
22:10
anuejn
ask Bertl ;)
22:10
anuejn
good night everyone!
22:26
RexOrCine
(18:46:30) se6astian: johnathan: since you are kind of exploring uncharted territory here it would be great if you could start by updating/extending the wiki documentation about this < Can you guide him to where it should go, or start a new page in the interim if needs be (while any data is compiled).
22:29
johnathan
yes assuming I'm successful I'll make a guide for how to get other hdmi output devices working :)
22:32
RexOrCine
Good man. Might be best to start a new page while you edit and revisit, and link us, then we can catalogue any works in the appropriate place once more complete. Up to you though, there'll be a spot in the manual for this but it'll mean you'd need to keep scrolling to the right spot possibly.
22:48
RexOrCine
... or do it locally.