Current Server Time: 05:53 (Central Europe)

#apertus IRC Channel Logs

2015/03/27

Timezone: UTC


00:23
intracube
joined the channel
00:25
Jin^eLD
changed nick to: Jin|away
00:32
fsteinel
left the channel
00:32
fsteinel_
joined the channel
00:40
intracube
left the channel
02:01
aombk2
left the channel
02:01
aombk2
joined the channel
06:04
Bertl_zZ
changed nick to: Bertl_oO
07:18
se6astian|away
changed nick to: se6astian
07:49
Bertl_oO
morning folks!
07:51
Francky
joined the channel
07:55
Andrej74
left the channel
07:57
Francky
hi
08:17
Bertl_oO
hey Francky!
08:32
Francky
hi Bertl
08:32
Francky
i have a question for you :=)
08:33
Bertl_oO
let's hear
08:35
Francky
i'm trying to make a "8bitserdes" IP, which integrate an OSERDES2
08:36
Francky
it takes a 8bit signal input, clk, data enable, reset and have a data_out
08:37
Francky
do i need to make a procerss to manage the OCE signal of the OSERDES or can i say that it is the dataenable ?
08:38
Jin|away
changed nick to: Jin^eLD
08:39
Bertl_oO
as long as the timing is correct, you can use it
08:41
Francky
and in the oserdes, the CLK signal is the global signal (for example 100MHz) and the CLKDIV is the IO signal on the output (= CLK * number of bit, for the exemple : 800MHz) right ?
08:41
Bertl_oO
the other way round
08:43
Francky
ok, but how to perform LVDS transfer with high frequency ?
08:46
Bertl_oO
clkdiv is the word clock, while the serdes clk is the high frequency clock
08:49
Francky
so the oserdes will start a new translation at each rising edge of the word clock, and outputs the serial bits at each clk rising edge right ?
08:56
Bertl_oO
yep
08:56
Bertl_oO
the clkdiv loads the shift register
08:56
Bertl_oO
and the clk shifts out the data
09:57
jucar
left the channel
10:38
niemand
joined the channel
10:43
niemand
left the channel
11:01
Jin^eLD
changed nick to: Jin|away
11:58
intracube
joined the channel
11:59
Jin|away
changed nick to: Jin^eLD
12:49
niemand
joined the channel
12:58
fsteinel_
changed nick to: fsteinek
12:58
fsteinek
changed nick to: fsteinel
13:19
Francky
Bertl, if you are here, i've got another question
13:19
Francky
i have a 32bits + clk signal sender (32bit -> 4 serial lines)
13:19
Francky
i create a clock by sending the pattern 10101010 on a serial line
13:20
Francky
so the serial clock is half the main clock (for my exemple, the main clock is 100MHz, the serial clock is 50MHz)
13:20
Francky
for the receiver, if I want to use the serail clock to deserialize the data,, do i need to use a PLL or can i use a delay on the serial clock + using both rising and falling edge ?
13:31
niemand
left the channel
14:15
Bertl_oO
yes, with this approach, you need to use a PLL on the receiver to regenerate the serial clock
14:37
aombk2
left the channel
14:38
aombk
joined the channel
15:01
niemand
joined the channel
15:15
tezburma
joined the channel
15:35
Francky
left the channel
16:07
Jin^eLD
changed nick to: Jin|away
16:24
slikdigit
joined the channel
16:24
slikdigit
left the channel
16:24
slikdigit
joined the channel
16:54
se6astian
changed nick to: se6astian|away
16:54
tezburma
left the channel
17:00
davidak1
left the channel
17:07
tezburma
joined the channel
17:16
g3gg0
joined the channel
17:24
intracube
left the channel
17:29
lab-bot
FrancoisGandon created T346: Flying Camera. http://lab.apertus.org/T346
18:05
intracube
joined the channel
19:30
tezburma
left the channel
20:55
Bertl_oO
off to bed now ... have a good one everyone!
20:55
Bertl_oO
changed nick to: Bertl_zZ
21:24
niemand
left the channel
21:50
troy_s
left the channel
22:00
intracube
changed nick to: intracube_afk