Current Server Time: 01:49 (Central Europe)

#apertus IRC Channel Logs

2015/03/25

Timezone: UTC


01:26
g3gg0
left the channel
01:34
fsteinel
left the channel
01:34
fsteinel_
joined the channel
01:40
Jin^eLD
changed nick to: Jin|away
03:18
g3gg0
joined the channel
03:27
se6astia`
joined the channel
03:27
se6astia`
changed nick to: se6astian
03:27
mgielda|`
joined the channel
03:27
kgugala|away
joined the channel
03:27
mgielda|`
changed nick to: mgielda
03:27
kgugala|away
changed nick to: kgugala
03:28
kgugala
changed nick to: kgugala|away
03:28
pgielda|`
joined the channel
03:28
pgielda|`
changed nick to: pgielda
03:28
mgielda|away
left the channel
03:28
se6astian|away
left the channel
03:28
pgielda|away
left the channel
06:18
jucar
left the channel
07:06
Bertl
off to bed now ... have a good one everyone!
07:06
Bertl
changed nick to: Bertl_zZ
07:36
se6astian
good morning
07:40
g3gg0
left the channel
07:40
kgugala|away
left the channel
07:53
danieel
left the channel
08:02
niemand
joined the channel
08:09
niemand
left the channel
08:12
fsteinel_
changed nick to: fsteinel
08:19
intracube
left the channel
08:31
danieel
joined the channel
08:42
Francky
joined the channel
08:43
Francky
hi all
08:50
se6astian
hey Francky
09:03
Jin|away
changed nick to: Jin^eLD
09:21
niemand
joined the channel
09:47
niemand
left the channel
10:33
niemand
joined the channel
10:43
niemand
left the channel
11:30
intracube
joined the channel
12:02
niemand
joined the channel
12:16
niemand
left the channel
12:25
Bertl_zZ
changed nick to: Bertl
12:25
Bertl
morning folks!
12:32
Bertl
se6astian:
12:33
se6astian
hello :)
12:43
niemand
joined the channel
12:51
intracube
afternoon Bertl, se6astian
12:54
Bertl
hey intracube! how's going?
13:00
intracube
good thanks :)
13:45
Francky
are you here Bertl ?
13:49
Bertl
yes, I'm around
13:49
Bertl
somewhat busy, but around
13:50
Francky
i'm a little bit confused with fpga development, so i would like to divised the big problem (for me) into severals some small problems to be able to create and test them easily
13:51
Bertl
makes sense
13:51
Francky
but i'm not aware about the control and clock management
13:51
Francky
for exemple
13:51
Francky
(i speak about the prng sender/receiver)
13:52
Francky
i would like to create a "block" (IP) which can take a 32 bits signal in input (= the random number) and has 4 (data) + 1 (clock) serial output (which could be connected to lvds pins)
13:53
Bertl
you also need some clock input
13:53
Francky
i don't speak about the coding now, just take a 32 bit signa and send it to severals ldvs pairs
13:53
Francky
yes and it is here that i'm confused
13:53
Francky
i need :
13:53
Francky
- & "general" clock (which is the clock of all the IP of the system)
13:53
Francky
1*
13:54
Bertl
you typically use a PLL or MMC to get the higher frequencies
13:54
Bertl
check out the *pll*.vhd files in the cmv_io2
13:54
Francky
but it is not into the IP right ?
13:54
Bertl
the PLL/MMC are hardened peripherials inside the FPGA
13:55
Francky
ok so if i look only at the IP i would like to create, i don't care about PLL
13:55
Bertl
you can instantiate them like a black box and the tools will fill in the functionality
13:55
Francky
PLL is gived by the system
13:55
Francky
so it is a inputclock
13:55
Bertl
correct
13:55
Francky
ok
13:55
Francky
and i need some control signal :
13:56
Francky
- 1 input "Data Enable" which indicate that there is a data on the 32 bits signal and that I can send it on the lvds lines
13:56
Francky
- 1 output "Job done" which indicate that the sending on the lvds lines is done
13:56
Francky
correct ?
13:57
Bertl
the "data enable" makes sense, the "job done" is probably not necessary
13:57
Bertl
you usually want to send data back to back, so you will enable for multiple of 32 clock cycles
13:58
Bertl
or you can use a slower (word clock) for the data/enable
13:58
Bertl
so that "one" clock cycle is for a 32bit word
13:59
Francky
so the "client" of the IP (which give the 32 bit to the IP" will know that it has to wait for 32 cycles before sending another "Data enable" to the IP right ?
14:00
Bertl
at the bit clock, yes, usually you will use the work clock or at least a byte clock to simplify timing
14:00
Francky
but which clock do you mean ?
14:00
Andrej74
left the channel
14:00
Francky
the input clock of the IP ?
14:00
Bertl
the byte clock will also be the clock used for the serializer input data
14:01
Bertl
for example, you can have 3 clocks, one at the bitrate, let's say 1GHz
14:01
Bertl
one at the "word" rate of the serializer (for 10bit codes, that is 100MHz)
14:02
Bertl
and one at the "data speed" of the PRNG, which in a single output case would be 25MHz
14:02
Bertl
if you serve 4 outputs, it would also be 100MHz
14:02
Francky
but from where and to where do these clocks go ?
14:02
Francky
are they from PL ?
14:02
Francky
PLL?
14:05
Bertl
yes, usually you have an external clock, let's say 100MHz and you generate all the required frequencies/clocks via PLL/MMC
14:06
Bertl
*MMCM
14:10
Francky
so the "data enable " signal should be synchronized on the 25Hz clock
14:11
Francky
or should it be directly the 25Hz clock ?
14:11
Francky
that means that the IP send the 32 bits number at each period of the 25MHz
14:11
Francky
?
14:29
Bertl
yep, that would make sense in this case
14:29
Bertl
note that it would also make sense with the 100MHz if you service 4 outputs with one PRNG
14:39
niemand
left the channel
15:30
Andrej74
joined the channel
15:32
davidak
joined the channel
15:35
Andrej74
left the channel
15:49
Andrej74
joined the channel
15:51
Andrej74
left the channel
15:52
Andrej74
joined the channel
16:03
Andrej74
left the channel
16:04
Andrej74
joined the channel
16:16
Francky
left the channel
16:23
Andrej74
left the channel
17:06
se6astian
changed nick to: se6astian|away
17:16
slikdigit
joined the channel
17:16
slikdigit
left the channel
17:16
slikdigit
joined the channel
17:35
Andrej74
joined the channel
17:42
Andrej74
left the channel
18:05
jucar
joined the channel
18:17
lab-bot
BAndiT1983 created T340: Check communication between MediaExplorer and context. http://lab.apertus.org/T340
18:32
g3gg0
joined the channel
21:13
Bertl
off for a nap ... bbl
21:13
Bertl
changed nick to: Bertl_zZ
21:46
slikdigit
left the channel
21:53
Andrej74
joined the channel
22:57
se6astian|away
changed nick to: se6astian
23:04
se6astian
changed nick to: se6astian|away