Current Server Time: 16:59 (Central Europe)

#apertus IRC Channel Logs

2024/04/22

Timezone: UTC


05:07
BogdanXOR
left the channel
05:48
BogdanXOR
joined the channel
06:19
BogdanXOR
left the channel
06:49
BogdanXOR
joined the channel
06:54
BogdanXOR
left the channel
07:53
BogdanXOR
joined the channel
07:58
BogdanXOR
left the channel
08:25
gecim21
joined the channel
08:49
BogdanXOR
joined the channel
08:54
BogdanXOR
left the channel
09:05
BogdanXOR
joined the channel
10:12
gecim21
left the channel
16:00
Bertl
MEETING TIME!
16:00
Bertl
who is here and wants to report something?
16:00
Bertl
se6astian is still on the road and might join later.
16:03
Bertl
not much to report from my side this week, mostly planning and testing for the upcoming designs.
16:06
Bertl
okay then ...
16:06
Bertl
MEETING CONCLUDED!
16:07
Bertl
feel free to add your reports later ...
19:26
BogdanXOR
left the channel
19:54
BogdanXOR
joined the channel
20:00
BogdanXOR
left the channel
20:12
BogdanXOR
joined the channel
20:17
BogdanXOR
left the channel
20:29
BogdanXOR
joined the channel
20:34
BogdanXOR
left the channel
20:47
BogdanXOR
joined the channel
20:54
BogdanXOR
left the channel
21:18
BogdanXOR
joined the channel
21:24
anuejn
I do not have a lot to report
21:24
anuejn
just one random experiment:
21:25
anuejn
I tried to implement wavelet transform for compression using pytorch
21:25
anuejn
to accelerate it using hardware accellerators for convolutional neuronal networks
21:25
anuejn
as wavelet transform is basically a convolution
21:26
anuejn
and the rockchip has dedicated hardware for that
21:27
anuejn
on my M1 npu I got over 400fps
21:27
anuejn
for a 3 level haar cineform wavelet
21:27
anuejn
(just the transform, no quantization or bit packing)
21:28
anuejn
but I still found it quite interesting that it is indeed possible to use that kind of hardware for that without much hassle
21:28
anuejn
additionally vup convinced me, that a mipi plugin module with the lp lines equal for all lanes would probably work with some limitations
21:29
anuejn
that means that we could collaborate to build such a plugin, Bertl
21:31
anuejn
based on either the xilinx or the lattice appnote for a resistor phy and some (possibly 74xx ic) for buffering the lp signals
21:33
anuejn
(the main limitation is that we cannot send arbitrary width frames)
21:33
anuejn
vup calculated, that e.g. 4096 is impossible but 4100 would work
21:34
anuejn
and we could easily use the extra width to transport metadata
21:34
anuejn
which would be nice in any case