Current Server Time: 15:54 (Central Europe)

#apertus IRC Channel Logs

2019/08/21

Timezone: UTC


01:40
RexOrMatrix[m]
<se6ast1an "https://www.imdb.com/title/tt605"> Yeah I read about that. Think it's something to do with the Idyllwild Egg case. An egg shaped object from outer space landed in some woods and passing hill-walkers and camping types got probed.
01:47
RexOrMatrix[m]
BAndiT1983: Come to the Telegram group.
01:56
Nira
changed nick to: Nira|away
02:06
comradekingu
left the channel
02:20
comradekingu
joined the channel
03:10
RexOrCine
joined the channel
06:20
BAndiT1983|away
changed nick to: BAndiT1983
08:07
sebix
left the channel
08:07
sebix
joined the channel
08:19
BAndiT1983
changed nick to: BAndiT1983|away
09:41
BAndiT1983|away
changed nick to: BAndiT1983
10:00
Bertl_zZ
changed nick to: Bertl
10:00
Bertl
morning folks!
10:04
comradekingu
left the channel
11:23
BAndiT1983
changed nick to: BAndiT1983|away
12:07
Nira|away
changed nick to: Nira
12:40
BAndiT1983|away
changed nick to: BAndiT1983
12:42
RexOrCine
left the channel
12:51
RexOrCine
joined the channel
13:46
aombk
left the channel
14:12
BAndiT1983
changed nick to: BAndiT1983|away
14:12
BAndiT1983|away
changed nick to: BAndiT1983
14:18
BAndiT1983
changed nick to: BAndiT1983|away
15:16
aleb
left the channel
15:21
aleb
joined the channel
15:25
aleb
left the channel
15:26
apurvanandan[m]
Hello Bertl, My BER Testing code is now working perfectly on remote beta at DDR x4 300 MHz with BER lower than 10^-12 :)
15:27
aleb
joined the channel
15:28
Bertl
apurvanandan[m]: great! what was the problem?
15:28
apurvanandan[m]
The problem was: though MachXO2 all LVDS_P were connected to _N pins of MachXO2, On Zynq also the LVDS_2 and LVDS_3 were labelled opposite ie _P on _N and vice versa. So that made them correctly connected, hence I removed the not of signal on Lanes 2 and Lane 3 and it got working
15:29
apurvanandan[m]
TL;DR Not only machXO2 had opposite labelled pins but the Zynq also had this on LVDS2 and LVDS3 lanes
15:29
Bertl
you reported problems with LVDS_0 yesterday though?
15:30
apurvanandan[m]
I missunderstood the right one as wrong because two lanes next to it were wrong
15:30
Bertl
okay, what is the total datarate with the current setup?
15:30
apurvanandan[m]
The FT601 issue isn't resolved till yet, it needs further research
15:31
apurvanandan[m]
But the LVDS are giving 2.4Gbps bandwidth
15:31
Bertl
well, that needs some improvements as well then :)
15:31
apurvanandan[m]
And the DDR x4 still doesn't work at 375 MHz
15:32
apurvanandan[m]
Yes, I am here after GSoC. I will definitely make everything perfect
15:32
Nira
changed nick to: Nira|away
15:33
Bertl
does the dynamic delay work as expected now?
15:33
aleb
left the channel
15:34
apurvanandan[m]
Delays are working as expected, The issue was that delay mode was set to ECLK_ALIGNED, I set that to USER_DEFINED. Now they obey the value set by me
15:34
apurvanandan[m]
0.01% BER at DELAY0 , and 10^-12 BER at DELAY8
15:34
apurvanandan[m]
Where each delay tap = 105 ps
15:34
Bertl
nice
15:35
Bertl
and did you try different delays at 350/375MHz yet?
15:35
apurvanandan[m]
Implying 8 delay taps = 840 ps = 1/4 * 3.333 ns
15:35
apurvanandan[m]
I tried delay settings at 375 MHz , but they didn't work
15:36
Bertl
means you always got bad BER or did it show some effect?
15:37
aleb
joined the channel
15:37
apurvanandan[m]
Yes I didn't try all 32 values, let me do that please
16:37
apurvanandan[m]
Bertl, It is working, I forgot to change the timing contraints earlier, now the throughput is 2.94 Gbps as reported by FTDI chip
16:37
apurvanandan[m]
10^-12 BER at 375 MHz
16:37
Bertl
nice
16:38
apurvanandan[m]
Thanks
16:38
Bertl
that's over 5 LVDS channels plus one clock
16:38
apurvanandan[m]
Yupp
16:39
Bertl
and you are testing/using 8b10b at the moment, correct?
16:39
apurvanandan[m]
Yes, I am
16:39
Bertl
so the raw bandwidth is about 3.7Gbit
16:40
Bertl
you are also using the 8b10b control symbols I presume?
16:41
apurvanandan[m]
Yes I am using K28.5, but will add more funtionality
16:41
Bertl
what is K28.5 used for at the moment?
16:41
apurvanandan[m]
Just for word alignment, could have used 0000011111
16:42
Bertl
and is the BER on the 10bit or 8bit side of the encoder?
16:42
apurvanandan[m]
8 bit side
16:42
Bertl
okay, can you do 10bit BER checks as well?
16:43
apurvanandan[m]
Please allow me to do it after making documentation
16:43
apurvanandan[m]
I am short on time for it
16:43
Bertl
fair enough, focus on the documentation
16:45
sebix
left the channel
17:23
Bertl
off for now ... bbl
17:24
Bertl
changed nick to: Bertl_oO
17:45
BAndiT1983|away
changed nick to: BAndiT1983
17:52
BAndiT1983
changed nick to: BAndiT1983|away
18:07
aombk
joined the channel
18:12
comradekingu
joined the channel
18:22
comradekingu
left the channel
18:22
comradekingu
joined the channel
18:47
Nira|away
changed nick to: Nira
18:48
niemand
joined the channel
19:30
comradekingu
left the channel
19:38
aombk
left the channel
19:40
aombk
joined the channel
21:08
niemand
left the channel
21:23
se6ast1an
off to bed, good night
21:58
BAndiT1983|away
changed nick to: BAndiT1983
00:56
comradekingu
joined the channel