|  | 02:12 | sashacohen |  joined the channel | 
|  | 03:29 | sashacohen |  left the channel | 
|  | 08:09 | se6astian |  joined the channel | 
|  | 10:31 | Bertl |     morning everyone!
 | 
|  | 10:33 | se6astian |     Hi!
 | 
|  | 12:12 | se6astian |     ok dentist appointment :O
 | 
|  | 12:12 | se6astian |     bbl
 | 
|  | 12:12 | se6astian |  left the channel | 
|  | 14:18 | se6astian |  joined the channel | 
|  | 14:40 | se6astian |     back
 | 
|  | 14:42 | Bertl |     wb
 | 
|  | 14:42 | Bertl |     I just uploaded the first real vivado example, featuring a bram memory mapped into the PS as axi-lite slave
 | 
|  | 14:43 | Bertl |     i.e. you can read/write the dual port bram (in PL) from the PS and from the PL
 | 
|  | 14:44 | Bertl |     http://vserver.13thfloor.at/Stuff/AXIOM/reg_bram/
 | 
|  | 14:44 | se6astian |     nice, I dont understand a single word but it sounds great :)
 | 
|  | 14:45 | Bertl |     basically its like 36kb of memory located inside the PL, which can also be accessed as 'memory' inside the PS
 | 
|  | 14:45 | Bertl |     but it isn't DRAM meory, it is block ram
 | 
|  | 14:57 | se6astian |     ok so this is like the "vorstufe" to the actual framebuffer in memory?
 | 
|  | 14:58 | se6astian |     but for low datarate exchange only for now (sensor parameters maybe) ?
 | 
|  | 15:24 | Bertl |     yep, the main purpose is to exchange a few settings between PL and PS in a controlled way
 | 
|  | 15:24 | se6astian |     perfect!
 | 
|  | 19:37 | [1]se6astian |  joined the channel | 
|  | 19:40 | se6astian |  left the channel | 
|  | 19:40 | [1]se6astian |  changed nick to:     se6astian
 | 
|  | 21:52 | se6astian |  left the channel |