Current Server Time: 06:24 (Central Europe)

#apertus IRC Channel Logs

2015/07/14

Timezone: UTC


01:07
fsteinel
left the channel
01:07
fsteinel_
joined the channel
05:59
LordVan
joined the channel
07:04
Bertl_oO
off to bed now ... have a good one everyone!
07:04
Bertl_oO
changed nick to: Bertl_zZ
07:24
g3gg0
joined the channel
07:38
se6astian|away
changed nick to: se6astian
08:42
g3gg0
left the channel
09:05
fsteinel_
changed nick to: fsteinel
09:43
jucar
joined the channel
11:01
Bertl_zZ
changed nick to: Bertl
11:01
Bertl
morning folks!
11:18
jucar
left the channel
13:41
LordVan
hi
13:41
Bertl
hey
14:23
LordVan
you did the PCB and FPGA stuff right?
14:24
Bertl
probably, depends on what "the PCB" and "the FPGA stuff" is :)
14:24
alesage
joined the channel
14:24
alesage
left the channel
14:24
alesage
joined the channel
14:32
LordVan
well
14:32
LordVan
axiom ^^
14:32
LordVan
Manfred told me about it on the way back from the meeting yesterday
14:33
Bertl
I see :)
14:36
Michele_
joined the channel
14:40
Bertl
hey Michele_!
14:40
LordVan
looks good :D - the PCB ^^
14:40
Bertl
thanks!
14:40
LordVan
only looked it of course ;)
14:40
LordVan
I did some PCB stuff back in school (HTL) ;)
14:42
se6astian
hello!
14:42
Bertl
LordVan: what kind of design?
14:43
LordVan
well the basic stuff you do in school and mill out then ;)
14:43
LordVan
not really any mult-layer stuff
14:43
Bertl
yeah, but any specific project?
14:43
LordVan
ah that
14:43
LordVan
well let me think
14:44
LordVan
it is quite a long time ago ^^
14:45
LordVan
i honestly do not remember what it did anymore ^^ some small projects (PCB had to be < EuroCard format) and be millable .. some analogue stuff but a few simple micro controller (Atmel 8051) things
14:45
LordVan
nothing particularily complicated
14:45
LordVan
one time it was I2C bus with 80512
14:45
LordVan
8051
14:45
LordVan
to access a temperature sensor
14:46
LordVan
but that never got actually made on pcb due to the school year being over ;)
14:46
Bertl
ah, yes, very popular
14:47
LordVan
yeah simple to program
14:47
LordVan
i was the only one in class who used linux to develop instead of the "standard" MS Dos tools haha
14:47
LordVan
that was fun ..
14:47
LordVan
getting the toolcahin to work
14:50
LordVan
i sort of want to do that kind of work again
14:50
LordVan
it was quite interesting
14:50
LordVan
but i forgot so much
14:58
mars_
with a modern microcontroller, I guess ;)
14:59
LordVan
gtg. cu
15:00
LordVan
left the channel
15:00
mars_
or not... ^^
15:53
se6astian
Team Talk Vol 5 is out!
15:53
se6astian
https://apertus.org/axiom-team-talk-volume5-article-july-2015
16:01
se6astian
now time to leave the axiom office :)
16:03
mars_
you mean the 2000sqm office in the first district? ;)
16:05
se6astian
changed nick to: se6astian|away
16:34
jucar
joined the channel
16:49
jucar
left the channel
16:55
mike
joined the channel
16:55
mike
changed nick to: Guest78647
16:57
Guest78647
would anyone be able to answer a few questions about the image acquisition pipeline?
16:58
Bertl
probably
16:59
Guest78647
thanks!
17:00
Guest78647
https://www.apertus.org/sites/default/files/20140910012757-BETA_interface.jpg
17:01
Guest78647
so, the FPGA performs pixel reordering etc., then it travels over some interconnect to the ARM core onto DRAM?
17:02
Bertl
the zynq combines the FPGA fabric (PL) with two hardened cores (PS) and a dram memory controller
17:02
Guest78647
I should prefix this with my intentions - I'm working on a university research project for a modular sensor interface that works with the Video 4 Linux subsystem - the Axiom seems like a really handy reference :)
17:03
Bertl
the data is moved from the FPGA fabric to the DRAM via the hardened dram controller
17:03
Bertl
so the arm cores are not involved in this part
17:03
Guest78647
ah ok
17:05
Guest78647
and the image stored in memory is in CV12000 RAW format at this stage? DNG conversion is done on the ARM cores?
17:05
Bertl
it usually is, but you could modify it in the FPGA before writing it out to memory
17:06
Guest78647
of course
17:07
Guest78647
so out of interest, in the Beta you have image overlays etc.
17:07
Guest78647
is the ARM chip powerful enough to process this 4K framebuffer?
17:08
Bertl
again, the arm cores are not really involved in the overlays
17:08
Bertl
or more precisely, the arm cores "create" overlays and "control" what is done with them
17:08
Guest78647
oh? so overlays are all done on the FPGA
17:08
Bertl
but the actual image processing happens in the FL fabric
17:08
Guest78647
ah I see, so the FPGA is doing the actual compositing
17:08
Bertl
*PL
17:08
Guest78647
got it
17:11
Guest78647
so essentially the ARM cores are just used for control
17:11
Guest78647
all the heavy-lifting is done on the FPGA?
17:11
Bertl
yup
17:12
Guest78647
interesting
17:13
Guest78647
thank you very much for your help - I wish you the best of luck with the project!
17:13
Bertl
you're welcome! and thanks!
17:14
Guest78647
left the channel
17:21
Michele_
left the channel
17:36
Bertl
off for now ... bbl
17:36
Bertl
changed nick to: Bertl_oO
17:50
slikdigit
joined the channel
17:55
jlf
joined the channel
18:30
se6astian|away
changed nick to: se6astian
19:24
baldand_
joined the channel
19:30
Bertl_oO
left the channel
19:30
morrigan
left the channel
19:30
baldand
left the channel
19:30
mithro
left the channel
19:39
morrigan1
joined the channel
19:40
Bertl_oO
joined the channel
19:41
g3gg0
joined the channel
19:49
jlf
left the channel
20:30
jucar
joined the channel
20:34
se6astian
changed nick to: se6astian|away
20:52
mithro
joined the channel
21:33
alesage
left the channel
21:33
alesage
joined the channel
21:33
alesage
left the channel
21:33
alesage
joined the channel
22:39
jucar
left the channel
22:57
jucar
joined the channel
23:21
intracube
changed nick to: intracube|away