Current Server Time: 10:50 (Central Europe)

#apertus IRC Channel Logs

2019/09/08

Timezone: UTC


07:31
se6ast1an
good day
07:57
BAndiT1983|away
changed nick to: BAndiT1983
07:59
Bertl_oO
off to bed now ... have a good one everyone!
07:59
Bertl_oO
changed nick to: Bertl_zZ
09:14
BAndiT1983
changed nick to: BAndiT1983|away
09:14
BAndiT1983|away
changed nick to: BAndiT1983
10:59
BAndiT1983
changed nick to: BAndiT1983|away
15:41
Bertl_zZ
changed nick to: Bertl
15:41
Bertl
morning folks!
15:41
apurvanandan[m]
Good morning
15:43
Bertl
hey apurvanandan[m]! how's going?
15:43
Bertl
+it
15:44
apurvanandan[m]
It is going well, how about you?
15:45
Bertl
it's fine too, tx!
15:46
apurvanandan[m]
I wanted to ask about the plan of action for removing the bug of data packets getting missed by the D3XX
15:46
apurvanandan[m]
How do you recommend to get to the root of problem
15:48
Bertl
well, the first step is to check with florent (or investigate his code) to see if that works better
15:50
apurvanandan[m]
Okay, those are in python
15:51
apurvanandan[m]
Also should we introduce some kind of feedback from MachXO2 to Zynq for pausing the data when fifo is full?
15:52
Bertl
that to some extend is an option, but requires enough total bandwidth
15:52
Bertl
i.e. we still need to keep the overall frame bandwidth
15:54
apurvanandan[m]
That means we will switch to control codes at same bandwidth and at MachXO2 we will ingnore those control codes
15:55
Bertl
hmm?
15:56
apurvanandan[m]
Like when the MachXO2 sends feedback that fifo is full, the Zynq will send some control code( which is not data) and at the MachXO2 we will know that data is paused.
15:57
Bertl
probably something like that
15:57
Bertl
the main problem will be to get a channel from the MachXO2 to the Zynq without compromising bandwidth
15:58
apurvanandan[m]
We can use the GPIOs?
15:58
Bertl
which are connected to the RF :)
15:59
apurvanandan[m]
:/
15:59
apurvanandan[m]
yes
16:00
Bertl
but yes, it is an option
16:00
apurvanandan[m]
Anyways, I firstly want to know the exact cause of the problem
16:00
Bertl
that said, it would be nice to get a reasonably reliable connection working without that
16:01
apurvanandan[m]
Which is still unclear till now
16:01
Bertl
yep, agreed
16:05
apurvanandan[m]
@florent were you able to do data transfer from the FT601 chip to the PC with the internal FIFOs in the MachXO2 overflowing?
16:06
apurvanandan[m]
_florent_
16:06
apurvanandan[m]
without*
18:11
BAndiT1983|away
changed nick to: BAndiT1983
18:25
BAndiT1983
changed nick to: BAndiT1983|away
19:47
_florent_
Hi apurvanandan[m], i haven't tested the code on MachXO2, but the backpressure was handled yes (FIFOs could be full and propagate backpressure to FTDI or FPGA)
21:32
se6ast1an
off to bed
21:32
se6ast1an
good night
21:48
danieel
left the channel
21:48
danieel
joined the channel
22:11
danieel
left the channel
22:15
danieel
joined the channel
22:33
BAndiT1983|away
changed nick to: BAndiT1983
22:36
BAndiT1983
changed nick to: BAndiT1983|away