Current Server Time: 17:59 (Central Europe)

#apertus IRC Channel Logs

2021/06/08

Timezone: UTC


00:22
intrac
joined the channel
02:59
Bertl_oO
off to bed now ... have a good one everyone!
02:59
Bertl_oO
changed nick to: Bertl_zZ
07:03
se6astian
good morning
07:09
BAndiT1983
hi
08:40
Tr3n4rT
joined the channel
09:01
Tr3n4rT
left the channel
10:30
Bertl_zZ
changed nick to: Bertl
10:30
Bertl
morning folks!
11:04
se6astian
good day
11:53
Spirit532
left the channel
12:01
Spirit532
joined the channel
14:47
balrog
left the channel
15:28
anuejn
yay, the naps testsuite is green again and we dont need tooo horrible hacks for that anymore :)
15:29
se6astian
hurray!
15:59
vup
yay
17:06
tpw_rules
anuejn: first pr is done! hopefully it is good
17:24
anuejn
tpw_rules: I have to admit that I dont really understand the problem with using the connectors
17:24
anuejn
since you are creating one DiffPairs per lane anyways
17:25
vup
(I also left some notes)
17:26
tpw_rules
vup: is your name `rroohhh` on github?
17:26
vup
yeah
17:27
tpw_rules
ok. i chose not to use the connectors because it would have been an additional table. i just wasn't sure of a good way to represent the data
17:28
tpw_rules
also i did not use SPIResource because the micro r2 platform did not use I2CResource. i forgot to ask but both should probably be changed to use the corresponding Resource
17:28
anuejn
yup sounds good
17:30
vup
tpw_rules: not really, you could use the `JX{1,2}_0:{num}` syntax to avoid a seperate table, no?
17:30
vup
micro r2 should probably use I2CResource :)
17:30
tpw_rules
i will change both to use the Resource
17:30
vup
great
17:30
tpw_rules
i could, i did not know that syntax existed. but then the table would be really wide
17:32
vup
If you want to avoid having the table very wide, you could just have a table of tuples, with (connector number, number on connector) and generate the full string in the for loop
17:33
vup
(or a table with "1:3 2:4 1:123 ...")
17:33
tpw_rules
ok, i prefer a tall table. would you object to having the table as a module constant?
17:33
vup
nope that seems fine
17:35
tpw_rules
ah, i remember another reason i did not use SPIResource: i don't think it's possible to represent that chip select is active high
17:40
tpw_rules
also, is it possible to simply swap the P and N pins for lane 18 or will that upset the FPGA pin layout planner?
17:45
vup
tpw_rules: Ahh, that is indeed a problem, do you want to open a nmigen-boards issue about that?
17:47
vup
simply swapping the pins does not work unfortunately, you will get vivado yelling at you by doing that :)
17:47
tpw_rules
i can do that
17:47
tpw_rules
and okay, that's kind of what i expected. i guess which pins are P and which are N is fixed into the silicon
17:47
vup
yep
17:49
tpw_rules
is it okay if i force push the changes or would you prefer a new commit
17:51
vup
force pushing is fine
17:59
Bertl
off for now ... bbl
17:59
Bertl
changed nick to: Bertl_oO
18:02
tpw_rules
okay the new version is up
18:14
tpw_rules
vup: actually, let me change the spi pin names to use the SPIResource ones instead of the sensor ones, that will probably make more sense in the long run
18:14
vup
yeah, makes sense
18:15
tpw_rules
also i just saw your comment, let me confirm the direction too