Current Server Time: 15:14 (Central Europe)

#apertus IRC Channel Logs

2015/04/07

Timezone: UTC


01:20
dmjnova
joined the channel
01:22
fsteinel
left the channel
01:23
fsteinel_
joined the channel
01:27
cbohnens
changed nick to: cbohnens|away
02:55
davidak
left the channel
03:25
dmjnova
left the channel
03:52
dmjnova
joined the channel
04:29
Bertl
off to bed now ... have a good one everyone!
04:29
Bertl
changed nick to: Bertl_zZ
06:01
fsteinel_
changed nick to: fsteinel
08:00
cbohnens|away
changed nick to: cbohnens
08:11
g3gg0
joined the channel
08:15
se6astian|away
changed nick to: se6astian
08:32
se6astian
changed nick to: se6astian|away
08:54
Francky
joined the channel
08:54
Francky
hi all !
09:06
davidak
joined the channel
09:08
davidak
left the channel
09:11
se6astian|away
changed nick to: se6astian
09:12
se6astian
good day
09:39
Francky
does someone know how to enable the level shifter|fclk on the (linux) zynq ?
09:43
Francky
in fact the question is : how to read/write a register in linux ?
09:59
Francky
i think i've found how to manipulate register in linux (devmem)
09:59
Francky
but it seems that my PL side is not working well...
12:49
Bertl_zZ
changed nick to: Bertl
12:49
Bertl
morning folks!
12:51
Bertl
Francky: yes, devmem is the way to go (at least for shell scripts)
12:57
Francky
hey Bertl ! i go for lunch but i think i will need some help :)
12:58
Bertl
bon appetit!
13:18
Francky
i'm back
13:19
Francky
so i try to program and launch the zynq
13:19
Francky
i have the "standard" linux on the flash
13:19
Francky
i have generated the bitstream file
13:19
Francky
and programmed it by the jtag
13:20
Francky
i've seen in the wiki that we need to launch the ps7_init script
13:20
Francky
but i can't find it
13:21
Francky
i have put a constatn '1' to a signal routed to a pin in my vhdl code to be able to "watch" with the oscillo if the code is running or not
13:22
Bertl
you can upload the bitstream to the PL from linux via xdevcfg
13:23
Bertl
i.e. just cat bitfile >/dev/xdevcfg
13:23
Bertl
unless your code messes with the done pin, the blue led will light up once it is configured
13:26
Francky
but what is the difference with the "programmation" from vivado or xmd ?
13:27
Bertl
different mechanism but same result, so if your blue led is on after programming, the PL is active
13:28
Bertl
is your linux booting as expected and do you have access e.g. via serial console?
13:28
Francky
yes i can see the led going off the going on after programming
13:28
Francky
i have a serial console acess
13:28
Francky
but it is the "out of the box" linux
13:29
Bertl
okay, so everything seems to be fine, except for the PL code itself :)
13:29
Francky
ok there is no need to "init" the PL after programming ?
13:29
Francky
it should running just after the programmation ?!
13:30
Bertl
no, all "init" stuff is only for the PS side and the PS is working just fine if you are on linux
13:30
Bertl
the only PL related initializations are for interfacing the PS
13:30
Bertl
e.g. level shifters, fclks, etc
13:30
Francky
ok but if I put a constant to a pin in the PL, no init is needed
13:31
Bertl
so if you code is independant of the PS, it will work right away once it is programmed
13:31
Francky
thanks
13:31
Bertl
I can upload a "hello world" for the Microzed PL
13:31
Bertl
(i.e. blink with the led :)
13:31
Francky
it could be great
13:32
Francky
because in fact i don't know if the problem comes from code or hardware (i measure with the oscillo on the breakout board)
13:37
Bertl
http://vserver.13thfloor.at/Stuff/AXIOM/BETA/blink_done/
13:37
Bertl
and for the second test:
13:37
Bertl
http://vserver.13thfloor.at/Stuff/AXIOM/BETA/blink_fclk/
13:42
Francky
what is the STARTUPE2 ?
13:43
Bertl
a special hardened thingy like the I/OSERDES
13:43
Bertl
it is the only access to the DONE output (which is the only PL controllable LED on the microzed)
13:44
Francky
ok but it is not the thing which "start" the PL ?
13:44
Francky
i.e. : do i need to use it ?
13:46
Bertl
no, it isn't required for code not messing with the DONE pin
13:47
Francky
ok, the name is misleading
13:48
Bertl
well, the purpose of the STARTUPE2 primitive is not to blink the led per se
13:48
Bertl
so the name is correct, it is normally used to control the startup process
13:50
Francky
but you can choose to not use it, it is for that that i say it is misleading :)
13:51
Francky
ok your code is working well !
13:57
Francky
and the fclk and level shifter seems to be activated by default
13:57
Francky
because the blink_fclk code is working well without any action on the linux side
13:57
Bertl
yes, some kernels/linux systems activate them properly
13:58
Bertl
or it might just be still activated from a previous try
13:58
Bertl
i.e. unless you power down the device, most registers won't change
13:58
Francky
the registers are not set on a default state at boot ?
13:58
Francky
erf :(
13:58
Francky
ok
13:59
Bertl
sometimes the bootloader also activates some PS/PL stuff
13:59
Bertl
really depends on what you have running
14:00
Bertl
there is an fclk linux driver, which allows you to configure and read back the frequency
14:01
Bertl
http://www.wiki.xilinx.com/Controlling+FCLKs+in+Linux
14:02
Francky
i have red this wiki but i have not these files
14:03
Bertl
so it is probably not enabled in the kernel config then
14:04
Francky
it is okay because i don't need to configure them, just need to activate them
14:04
Francky
for the moment
14:04
Bertl
yup, you can also configure them via registers, but it is a little trickier
14:06
Francky
yes i start to read the zynq technical reference manual...
14:13
Francky
it seems that my code doesn't set correctly the BANK pins
14:13
Francky
i've add a port on the blink_fclk entity
14:14
Francky
and connect it to the blue_led signal
14:14
Francky
i had a hdc file to connect the port to a pin
14:14
Francky
but the level of the pin doesn't change
14:14
Francky
where as the led is blinking (i.e = the code is working well)
14:14
Bertl
double check the build log
14:15
Bertl
most likely some kind of warning, etc was issued in this regard
14:15
Bertl
also, open the GUI and let it show you the schematic
14:16
Andrej74
left the channel
14:24
Francky
the only synthetisis warning is
14:24
Francky
[Synth 8-5397] Deprecated attribute BUFFER_TYPE found on pin Q. Please use IO_BUFFER_TYPE or CLOCK_BUFFER_TYPE. BUFFER_TYPE will not be supported in future releases.
14:24
Francky
the only implementation warnings are :
14:24
Francky
[Power 33-198] PS7 POWER property is not specified on the PS7 instance. Power reported will not be accurate.
14:24
Francky
[Power 33-232] No user defined clocks were found in the design!
14:25
Francky
but the schematics is showing my added signal connecting to the right (i.e. the one i have selected in the xdc file) pin
14:26
Francky
do we need to "unlock" or "activate" the IO bank somewhere ?
14:29
Bertl
no, but you need to power it
14:29
Francky
by external power ?
14:29
Bertl
yes
14:29
Bertl
on the breakout, that's what the headers are for
14:30
Bertl
you have three banks on the 7020 Microzed, 34, 35 and 13
14:30
Bertl
and two on the 7010 Microzed (Bank 13 is missing)
14:30
Francky
aaaaaahhhhhhh so it is normal that the IO doesn't change its level :)
14:30
Bertl
yes :)
14:31
Francky
ok i thought that the powering could be done by the microzed itself if power was not too high
14:38
Francky
so if i want the io to toggle between GND and 3.3V, i need to power the bank at 3.3V ? is there another thing to take care to choose the voltage ?
14:39
Bertl
yes, you also need to configure the bank for 3.3V
14:39
Bertl
otherwise termination and voltage levels will be off
14:40
Francky
you mean the property into the xdc file right ?
14:40
Francky
set_property IOSTANDARD LVCMOS33 [get_ports {test_*}]
14:40
Bertl
yep, that should do the trick
14:41
Francky
ok i try !
14:43
Francky
do you think i can take the 3.3V from the microzed board to power the bank ?
14:46
se6astian
gotta go
14:46
se6astian
changed nick to: se6astian|away
14:46
Bertl
Francky: yes, you can, but an external regulated and power limited supply would be preferable
14:57
Francky
i make it clean at first hand
14:58
Francky
do the emio need to be powered too ?
15:05
Bertl
no, that bank is already powered on the microzed
15:05
Bertl
i.e. the peripherial outputs
15:07
Francky
ok
15:07
Francky
for information, the pin is toggling well :D
15:07
Francky
but when i connect the fclk to the pin, i have a ugly 50MHz signal (very ugly)
15:10
Bertl
try to divide it down by 10 stages (i.e. 1024)
15:11
Bertl
it might not be 50MHz, it might be > 600MHz and thus get strange output results
15:38
Francky
something is strange
15:38
Francky
i divide the fclk0 by 8 with a bufR
15:39
Francky
and i measure a period of 18Hz (yes Hz, not MHz) on the output pin
15:39
Francky
it could be the configuration of the fclk in the linux side
15:44
Francky
yep the default state of the register clk_ctrl generate a sloooow clk
15:48
Francky
ok in fact this is my oscillo which is bad ! :)
15:50
Francky
but last week end you says that the fclk should be 33MHz or something like that, so why it might be > 600MHz ?
15:50
Andrej74
joined the channel
15:51
FrancoisGandon
joined the channel
15:52
FrancoisGandon
Hello Everybody, I should help you on the enclosure design, and will be part of the ergonomic group
15:53
Francky
hi
16:04
Andrej74
left the channel
16:05
Andrej74
joined the channel
16:08
Francky
it semms that i miss something to play with the emio...
16:09
Francky
i try to connect the "blue_led" signal of the blink_cfg project to the emio_gpio_1 but i don't read the right value in the linux side (always 0)
16:19
Francky
I found alone ! the numbers in linux are differnts than the numbers of the emio_gpio_i signal
16:22
Francky
there are 54 (0...53) gpio reserved numbers into linux, so gpio(0) from the pl side corresponding to gpio54 on the ps side
16:34
Bertl
correct
16:35
Bertl
http://www.wiki.xilinx.com/Linux+GPIO+Driver
16:54
Francky
i red this page too fast :)
17:12
cbohnens
changed nick to: cbohnens|away
17:15
Francky
goodbye
17:16
Francky
left the channel
17:42
Andrej74
left the channel
17:43
Andrej74
joined the channel
17:44
davidak
joined the channel
17:48
se6astian|away
changed nick to: se6astian
17:49
Andrej74
left the channel
17:52
se6astian
back
17:52
se6astian
NAB flyers picked up
18:19
slikdigit
joined the channel
18:26
Andrej74
joined the channel
18:29
jucar
joined the channel
18:33
Andrej741
joined the channel
18:37
Andrej74
left the channel
18:42
davidak
left the channel
19:05
davidak
joined the channel
19:12
FrancoisGandon
left the channel
21:08
davidak
left the channel
21:22
alesage
left the channel
21:22
alesage
joined the channel
22:38
intracube
changed nick to: intracube_afk
22:44
francois
joined the channel
22:45
francois
changed nick to: Guest84267
23:11
g3gg0____
joined the channel
23:13
g3gg0
left the channel
23:33
Guest84267
left the channel
23:38
se6astian
good night
23:39
se6astian
changed nick to: se6astian|away
23:55
Francois
joined the channel
23:56
Francois
quick question for the inventor users
23:56
Francois
changed nick to: Guest41897
23:56
Guest41897
the model is divided in two parts right
23:57
Guest41897
V03 02
00:09
Guest41897
I found a way
00:09
Guest41897
good night
00:12
Bertl
excellent!
00:13
Guest41897
left the channel
00:28
aombk2
joined the channel
00:31
aombk
left the channel